


DIS (14") Dessert(G31) Intel SKL/KBL ULT Platform Block Diagram

PCB 6L STACK UP


LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT



+3V 4,10,11,12,13,14,15,16,17,18,20,21,25,26,27,28,29,30,32,33,34,40,44,45
+1.0V 4,6,34,39
+VCCSTPLL 4,5,6,9,13,39,40


HDMI

26 IN_D2# IN_D2# E55
26 IN_D2 IN_D2# F55
26 IN_D1# IN_D1# F58
26 IN_D1 IN_D1# F53
26 IN_D0# IN_D0# G53
26 IN_D0 IN_D0# F56
26 IN_CLK# IN_CLK# G56
26 IN_CLK IN_CLK#



need surport to FHD 2 Lane


Reserve EDP_HPD opposites circuit!



I026 modify

+1.0V R3 24.9/F_4 EDP_RCOMP

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms



Close to EC

PM_THRMTRIP# R5 1K_4 +VCCSTPLL

Processor pull-up (CPU)
TO BE REPLACED WITH 1K OHMS FOR SKL.
470 OHM IS FOR I/P

PLACE NEAR CPU

+1.0V

XDP_TMS_CPU R17 51.4
XDP_TDI_CPU R19 51.4
XDP_TDO_CPU R20 51.4



+1.0V

H_PROCHOT# R21 1K_4
XDP_TCK0 R22 51.4
XDP_TRST#_CPU R23 51.4





PROJECT :Y11X-6L
Quanta Computer Inc.


Size Custom	Document Number 02 - SKYPAKE 1/20(eDP/DDI)	Rev 1A
Date: Tuesday, December 01, 2015	Sheet	2 of 49




Need apply PN



PCH Pull-high/low (CLG)



For DS3 Sequence





PLTRST# (CLG)


Rise/Fall time less than 100ns



System PWR_OK (CLG)









H_VCCST_PWRGD trace 0.3" - 1.5"





					Date: Tuesday, December 01, 2015					Sheet: 5 of 49				
--	--	--	--	--	----------------------------------	--	--	--	--	----------------	--	--	--	--






For CPU USE


For 75 degree, 1.2v limit, (HW)


For PIPE USE




For 75 degree, 1.2v limit, (HW)




Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTX}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed




	PROJECT :Y11X-6L Quanta Computer Inc.		
	Size Custom	Document Number 07 -- SKYPAKE 8/20 (POWER-3)	Rev 1A
	Date: Tuesday, December 01, 2015	Sheet 7 of	49






Processor Strapping The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	CFG3 R83 ~1K 4
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R84 ~1K 4




The schematic diagram illustrates the board's internal connections for various signals. On the left, signals are connected to a +3V supply through resistors: SERIRQ (R88, 10K 4), CLKRUN# (R90, 8.2K/F 4), SIO_EXT_SMI# (R92, 10K 4), EC_RCIN# (R94, 10K 4), and PCI_SERR# (R96, 10K 4). On the right, signals are connected to a +3V_DEEP_SUS supply through resistors: SMB_PCH_CLK (R89, 2.2K 4), SMB_PCH_DAT (R91, 2.2K 4), SMB_ME0_CLK (R93, 499F 4), SMB_ME0_DAT (R95, 499F 4), SMB_ME1_CLK (R97, 1K 4), SMB_ME1_DAT (R98, 1K 4), and ACC_LED# (R99, 10K 4). A red arrow points to the ACC_LED# signal, which is labeled with the number 12.29.

Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023




need place to TOP

[illegible]







CPU heat pipe local thermal sensor
DDR thermal sensor
RTD2136
EC

Touch Pad
XDP
DDR4




Functional Strap Definitions

DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET




+3V 2,4,10,12,13,14,15,16,17,18,20,21,25,26,27,28,29,30,32,33,34,40,44,45
+3VSS 4,10,15,16,31,34,36,37,38,39,43,44,47
+3V_DEEP_SUS 4,10,12,14,15,16,18




+1.0V_DEEP_SUS 9,15,38,39
 +BAT_RTC 31,35,48
 +1.8V_DEEP_SUS 5,9,15,38
 +3V 2,4,10,11,12,14,15,16,17,18,20,21,25,26,27,28,29,30,32,33,34,40,44,45
 +3VPCU 6,29,31,34,35,36,43,48


1005 SWAP CLK RQ Port




1013 CHANGE TO TP




1027 modify for easy layout




CLK_REQ/Strap Pin(CLG)




Need apply PN




1001 Del TP



RTC Clock 32.768KHz




RTC Circuitry(RTC)





External Crystal

The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.




Skylake (GPIO)






HDA Bus(CLG)

HDA Bus(CLG)




skylake	BOARD_ID[8:7]	BOARD_ID[6:5]	Board ID [4:3]	BOARD_ID[2:1]	BOARD_ID0
Model	ID8 ID7	ID6 ID5	ID4 ID3	ID2 ID1	ID0
Definition	Reserve (Default = 00)	Reserve (Default = 00)	00 Single Rank (X1B) 01 Dual Rank (X1B) 10 Meso-AMD (X1A) 11 Reserve	00 14" 01 15" 10 17" 11 Reserve	0 : UMA 1 : DIS
















PROJECT :Y11X-6L
Quanta Computer Inc.

Size Custom	Document Number 14 – SKYPAKE 19/20 (GPIO)	Rev 1A
Date: Tuesday, December 01, 2015	14 of 14	49






PROJECT :Y11X-6L
Quanta Computer Inc.





Size	Document Number	Rev
	16 -- HSW XDP & APS	1A
Date: Tuesday, December 01, 2015	Sheet 16 of 49	







PEX_IOVDD + PEX_IOVDDQ = 1.042A


PEX_PLL_HVDD +
PEX_SVDD_3V3 = 143mA



Power up sequence





if stuff Da,Db,Ra,Rb, do not stuff Ua,Ub,Ca,Cb,Rc,Rd




PROJECT : X12
Quanta Computer Inc.

Size Custom	Document Number N16S-GT (PCIE I/F) /NVDD	Rev 1A
Date: Tuesday, December 01, 2015	Sheet 19 of 49	





Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111



RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	Strapping	TOP B/S	QBC
0000						
0101	DDR3 256Mx16, 64bit, 4Gb, 900MHz	HYNIX	H5TC4G63CPR-N0C	0x5	AKD5PZDTW01	AKD5PZDTW02
0011	DDR3 256Mx16, 64bit, 4Gb, 900MHz	SAMSUNG	M471K512M16BA-107G:A	0x6	AKD5QGSTL01	AKD5QGSTL02
0100	DDR3 256Mx16, 64bit, 4Gb, 900MHz	SAMSUNG	K4W4G1644E-BC1A	0x4	AKD5PGDT501	AKD5PGDT501
1001	DDR3 512Mx16, 64bit, 4Gb, 900MHz	Micron	MT41K512M16BA-107G:A	0x9	AKD5QGSTL05	AKD5QGSTL09
1111	DDR3 512Mx16, 64bit, 4Gb, 900MHz	HYNIX	H5TC8G63CMR-11C	0x8	AKD5QFDTW05	AKD5QFDTW01




GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D_VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMORY VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding










PROJECT : X12
Quanta Computer Inc.

Size Custom	Document Number N16S-GT (GPIO/STRAPS)	Rev 1A
Date: Tuesday, December 01, 2015	Sheet 22 of	49







LID Switch



1002 DEL



```
9/23 swap pin
```



PROJECT : Y62P/Y63P
Quanta Computer Inc.

Size Custom	Document Number LCD CONN/LID/CAM	Rev 1A
Date: Tuesday, December 01, 2015 Sheet 25 of 49		

2,4,10,11,12,13,14,15,16,17,18,20,21,25,27,28,29,30,32,33,34,40,44,45
4,27,36,37,38,39,40,41,42,44,45,46,47


+3V
+5V
+5VSS

EMI Solution


C.TX2_HDMI+	R7768	180F_4	C.TX2_HDMI-
C.TX1_HDMI+	R7763	180F_4	C.TX1_HDMI-
C.TX0_HDMI+	R7764	180F_4	C.TX0_HDMI-
C.TXC_HDMI+	R7765	180F_4	C.TXC_HDMI-

0921 EMI Solution 先改180


2 IN_D0	IN_D0	C7701	0.1u/10V_4	C.TX0_HDMI+
2 IN_D0#	IN_D0#	C7702	0.1u/10V_4	C.TX0_HDMI-
2 IN_D1	IN_D1	C7703	0.1u/10V_4	C.TX1_HDMI+
2 IN_D1#	IN_D1#	C7704	0.1u/10V_4	C.TX1_HDMI-
2 IN_D2	IN_D2	C7705	0.1u/10V_4	C.TX2_HDMI+
2 IN_D2#	IN_D2#	C7706	0.1u/10V_4	C.TX2_HDMI-
2 IN_CLK	IN_CLK	C7707	0.1u/10V_4	C.TXC_HDMI+
2 IN_CLK#	IN_CLK#	C7708	0.1u/10V_4	C.TXC_HDMI-




1014改FP




11/23 Reserve ESD chip





HDMI SMBus Isolation



Close to HDMI connector




USB 2.0/3.0 Combo



1014改FP

SI 1125 pin13 to NC

1123 Change to DFHS04FR897



100mils (lout=2.5A)

Active Low

VC7500

*AVLCS_4

C7508

1u6.3V_4

VC7501

*AVLCS_4

C7502

1000P50V_4

C7524

0.1u/10V_4

C7527

470P50V_4

C7504

*AVLCS_4

C7523

1000P50V_4

C7524

0.1u/10V_4

C7527

470P50V_4

C7504

*AVLCS_4

C7523

1000P50V_4

C7524

0.1u/10V_4

C7527

470P50V_4

C7504

*AVLCS_4

C7523

1000P50V_4

C7524

0.1u/10V_4

C7527

470P50V_4

C7504

*AVLCS_4

C7523

1000P50V_4

C7524

0.1u/10V_4

C7527

470P50V_4

C7504

*AVLCS_4

C7523

1000P50V_4

C7524

0.1u/10V_4


C7527

470P50V_4

C7504

*AVLCS_4

USB 3.0



11/23 Reserve ESD chip

USB30 RX2- C

USB30 RX2+ C

USB30 TX2- C

USB30 TX2+ C


USB30 RX1- C

USB30 RX1+ C

USB30 TX1- C

USB30 TX1+ C

USB 2.0



PROJECT : X1BD
Quanta Computer Inc.

Size C	Document Number	Rev
	<Doc>	2A
Date: Tuesday, December 01, 2015	Sheet 26 of 49	

Close to PIN40

+1.8V_AVDD

C2021
10u/6.3VS_6

C2022
0.1u/16V_4


L2004

HCB1005KF-181T15_4

+1.8V


AGND

Close to PIN20




Close to PIN41

Close to PIN46




C2030
10U/6.3VS_6



C2031
0.1U/16V_4






SI 1123 modify to 6pin




Speaker 4 ohm: 40mils



place to near or under codec





27 EXT_MIC_1

EXT_MIC_1

HCB1608KF-601T10

R2613 *22K/F_4

AGND

C2610 100P/50V_4

AGND

VC2600 *AVLC SS_4

AGND

AGND SHIELD

AGND SHIELD

AGND SHIELD

LINEOUT_L_C

R2615 30/F_4

LINEOUT_L_C1

L2602

FCM1005KF-301T03

AGND

C2611 100P/50V_4

AGND

LINEOUT_L_C2

R2614 0.4

AGND

LINEOUT_R_C

R2616 30/F_4

LINEOUT_R_C1

L2603

FCM1005KF-301T03

AGND

C2612 100P/50V_4

AGND

LINEOUT_R_C2

CN2600

Audio_Combio_Jack

1

1

R2617 *0.4

AGND

AGND

VC2601 *AVLC SS_4


EC2600 *100P/50V_4

SEN


1123 modify to DGND

1123 modify to DGND


KEYBOARD Con.




KEYBOARD PULL-UP




KB LIGHT CONN




HDD




IR CAM



FAN




Touch Pad Connector




1005 DFFC06FR116

Accelerometer Sensor




1014 modify pindefine


51619-01601-v01-16p-l
DFFC16FR042




2,4,10,11,12,13,14,15,16,17,18,20,21,25,26,27,28,29,32,33,34,40,44,45
31 +3V_WLAN_P
+3V



Title <Title>		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Tuesday, December 01, 2015	Sheet 30 of 49











- +VIN 25,29,35,37,38,40,41,42,43,45,46,47,49
- +3VS5 4,10,15,16,25,31,34,37,38,39,43,44,47
- +5VS5 4,25,26,27,37,38,39,40,41,42,44,45,46,47
- +3VPCU 6,13,29,31,34,35,43,48
- +5VPCU 27,35,44,47






+VIN 25,29,35,36,37,40,41,42,43,45,46,47,49
 +3VS5 4,10,15,16,25,31,34,36,37,39,43,44,47
 +5VS5 4,25,26,27,36,37,39,40,41,42,44,45,46,47
 +1.0V_DEEP_SUS 9,13,15,39
 +1.8V_DEEP_SUS 5,9,15,46
 MAINON 34,37,39,44,46
 +1.5V




2015/10/26 updated


[illegible]



+5V 25,26,27,28,29,44
 +VIN 25,29,35,36,37,38,40,42,43,45,46,47,49
 +5VPCU 27,35,36,44,47
 +VCCGT 7,40



For U23e --> Add These Components



+VCC_GT

U-line 22 (15W)

TDC:18A(22)

Icc max:31A(22)


L/L=3.1mV/A

U-line 23e(28W)

TDC:35A(23e)

Icc max =64A(GT+GTx)

L/L=2mV/A





PROJECT : X1Q
Quanta Computer Inc.

Size Custom	Document Number +VCCSA (NCP81253)	Rev 2A
Date: Tuesday, December 01, 2015 Sheet 41 of 49		

+VIN 25,29,35,36,37,38,40,41,42,45,46,47,49
 +3VPCU 6,13,29,31,34,35,36,48
 +VCC_EOPIO 5
 +VCC_EDRAM 5
 +3VS5 4,10,15,16,25,31,34,36,37,38,39,44,47

+VCC_EDRAM +/- 5%
 Countinue current:4.5A
 Peak current:6A





VCC_EDRAM

LP#	C1	C0	Vout
0	X	X	0
1	0	0	0.8
1	0	1	0.95
1	1	0	1.0
1	1	1	1.05

MODE



	VR rail	Resistor
M1	VCCIO	0
M2	PRIMCORE	Float
M3	EDRAM/EOPIO	100K
M4	other	150K

+3V	2,4,10,11,12,13,14,15,17,18,19,20,21,25,26,27,28,29,30,32,33,34,40,45
+5V	25,26,27,28,29
+VIN	25,29,35,36,37,38,40,41,42,43,45,46,47,49
+3VS5	4,10,15,16,25,31,34,36,37,38,39,43,47
+5VS5	4,25,26,27,36,37,38,39,40,41,42,45,46,47
+3VSUS	29
+5VPCU	27,35,36,47
+3VLAVCC	33




PROJECT : X1Q
Quanta Computer Inc.

Size Custom	Document Number Dis-charge IC (SLG55448)	Rev 1A
Date: Tuesday, December 01, 2015	Sheet 44 of 49	



+VIN	25,29,35,36,37,38,40,41,42,43,45,46,49
+3VS5	4,10,15,16,25,31,34,36,37,38,39,43,44
+5VS5	4,25,26,27,36,37,38,39,40,41,42,44,45,46
+3V_GFX	19,21,22,45
+3V_AON	19,22
+1.2VSUS	3,6,17,18,37,39
+1.05V_GFX	19,20,21



+3VPCU 6,13,29,31,34,35,36,43
+BAT_RTC 4,13,15,31,35

